发明名称 MONITORING SYSTEM IN COMMUNICATION ERROR DETECTION
摘要 PURPOSE:To attain quick error detection in response to an error rate without increasing a circuit scale by making a timer monitoring period variable. CONSTITUTION:An error counting circuit 12 counts the output pulse of an error detection circuit 10 and outputs an output pulse to a protective stage number setting circuit 14 when the count is a set value or above. When the count of the error counting circuit 12 reaches the set count and the circuit 12 generates the output pulse, the output resets a time monitoring circuit 16 via a resetting circuit 18 to restart the counting. The setting circuit 14 is reset when the time monitoring circuit 16 gives a reset pulse to the error counting circuit 12 at a scheduled time. As an error rate is increased, the output of an error detection signal is faster to attain quick error detection.
申请公布号 JPH04144322(A) 申请公布日期 1992.05.18
申请号 JP19900266877 申请日期 1990.10.04
申请人 FUJITSU LTD 发明人 OHARA KATSUICHI
分类号 H04L1/00;G08B23/00;H04B17/00 主分类号 H04L1/00
代理机构 代理人
主权项
地址