发明名称 BUS CONNECTION TYPE MULTIPROCESSOR DEVICE
摘要 PURPOSE:To prevent the generation of troubles such as the increment of electric load or the generation of signal delay by forming wiring areas between respective power supply lines and between respective ground lines and forming bus lines in the wiring areas. CONSTITUTION:Since the power supply lines 21 on a power supply layer 20 are formed by wring patterns directed only in one direction (x direction), a surface margin can be formed over a wide range among respective lines 21. Since the ground lines 31 on a ground layer 30 are formed by wiring patterns directed only in the direction (y direction) rectangular to the lines 21, a surface margin can be formed over a wide range also among the lines 31. Thereby, bus lines 22, 23 can be formed in the space parts, so that the wiring of the bus lines 22, 32 can be shortened or the wiring patterns of respective lines can be simplified. Consequently, the generation of troubles such as the increment of electric load and the generation of signal delay can be prevented.
申请公布号 JPH04138510(A) 申请公布日期 1992.05.13
申请号 JP19900260775 申请日期 1990.09.29
申请人 IBIDEN CO LTD 发明人 TAKAHASHI SHINJI;YAMADA KAZUHITO
分类号 G06F1/18;G06F3/00;G06F15/16;G06F15/173 主分类号 G06F1/18
代理机构 代理人
主权项
地址