发明名称 Frame phase aligning system using a buffer memory with a reduced capacity
摘要 In a frame aligner for frame aligning an input time-division multiplexed (TDM) signal to an output frame synchronous signal, an input frame signal of the TDM signal is separated into a transport overhead carrying an input frame synchronous signal and a message pointer and a subframe carrying data signal. A fresh overhead having a fresh pointer is made corresponding to a phase difference between said input and said output frame synchronous signals and said subframe is sequentially written into and read from a buffer memory. The fresh overhead and the subframe read are multiplexed to form an output TDM frame signal which is synchronized with the output frame synchronous signal. The buffer memory is permitted to have a reduced memory capacity storable a number of channel signals equal to that of time slots carrying the overhead. When the input frame signal is asynchronous with an output clock signal, the input frame signal is converted to a converted frame signal which is synchronized with the output clock signal before the frame alignment is performed.
申请公布号 US5113395(A) 申请公布日期 1992.05.12
申请号 US19900582567 申请日期 1990.09.14
申请人 NEC CORPORATION 发明人 MURAKAMI, KURENAI;MURASE, TUTOMU
分类号 H04J3/00;H04J3/06;H04L7/00;H04L7/08 主分类号 H04J3/00
代理机构 代理人
主权项
地址