发明名称 POWER-ON RESET CIRCUIT
摘要 <p>PURPOSE:To simplify the circuit constitution by providing a time constant circuit on the output side of a retrigger type monostable multivibrator. CONSTITUTION:When a clock signal CLK generated from a clock generating circuit 30 operated by application of a supply voltage VCC is supplied to a digital signal processor 31 like a microprocessor, the digital signal processor 31 is reset at the time of momentary break of the clock or at the time of supply of the supply voltage VCC. That is, this circuit consists of a trigger type monostable multivibrator 40 and a time constant circuit 50 connected to the output side of this multivibrator 40. Since the time constant circuit 50 is provided on the output side of the trigger type monostable multivibrator 40 and a reset signal RT is outputted by the common circuit in this manner, the circuit constitution is simplified.</p>
申请公布号 JPH04100132(A) 申请公布日期 1992.04.02
申请号 JP19900218362 申请日期 1990.08.20
申请人 OKI ELECTRIC IND CO LTD 发明人 KATO TAKASHI
分类号 G06F1/24 主分类号 G06F1/24
代理机构 代理人
主权项
地址