发明名称 TRANSMISSION GATE CIRCUIT
摘要 PURPOSE:To prevent the effect of Miller capacitance of transmission gate from appearing on an output section, by making different the logical level of two control inputs each other. CONSTITUTION:If a gate potential V12 of a transmission gate Q1 is more than a threshold voltage, an input signal Vin is transmitted to an output terminal Vout via this transmission gate Q1. Further, when the gate potential V12 is less than the threshold voltage (not necessarily to be 0 volt), the input signal Vin is not transmitted to the Vout terminal. Thus, a transmission gate Q2 is not cut off and the V12 is connected to a VC2 supply terminal with low impedance at all times, allowing to prevent the effect of Miller capacitors C1, C2 from being outputted to the output Vout.
申请公布号 JPS56169459(A) 申请公布日期 1981.12.26
申请号 JP19800073145 申请日期 1980.05.31
申请人 TOKYO SHIBAURA ELECTRIC CO 发明人 IIDA TETSUYA;SAKAGAMI KENROU
分类号 H04L25/02;(IPC1-7):04L25/02 主分类号 H04L25/02
代理机构 代理人
主权项
地址
您可能感兴趣的专利