发明名称 REAL TIME DIGITAL SIGNAL PROCESSOR IDLE INDICATOR
摘要 Instructions in the processor idle loop are used to measure the percentage of time the processor is at idle. The processor idle loop instructions control the processor to alternate a processor data output between output states. The processor data output thus alternates between states whenever the processor is idle, and remains in the same state when the processor is performing useful tasks. A frequency counter or other indicating device responsive to the rate of processor data output state change directly indicates the amount of time the processor is idle relative to the total amount of processing time. Since the change of state, not the state itself, of the data output is detected, it does not matter what state the data output is left in when the processor is interrupted from performing the idle loop instructions.
申请公布号 CA1297988(C) 申请公布日期 1992.03.24
申请号 CA19880567173 申请日期 1988.05.18
申请人 VEA, MATTHEW J.J. 发明人 VEA, MATTHEW J.J.
分类号 G06F11/34 主分类号 G06F11/34
代理机构 代理人
主权项
地址