| 摘要 |
PCT No. PCT/SE91/00501 Sec. 371 Date Jan. 13, 1993 Sec. 102(e) Date Jan. 13, 1993 PCT Filed Jul. 18, 1991 PCT Pub. No. WO92/01081 PCT Pub. Date Feb. 6, 1992.In a method for limiting the bandwidth of a selected binary signal (B), there is produced a modulated digital signal (D) which presents a continuous series of changes in signal level. The two occurrent logic states (1,0) are each represented by a respective symmetrical pulse train, wherein the frequencies f1, f2 of the pulse trains are mutually different. The higher frequency f2 is equal to the number of bits transmitted each second divided by two herz. The transition between the two pulse trains is arranged so that the integral of the resultant signal will be zero within the duration of three of four data bits. In a preferred embodiment of a coder and decoder each include a code word counter which, together with a combinatory logic circuit (code word table) activates or is activated by a shift register for transmitting or receiving respectively the modulated digital signal. |
