发明名称 Parallel processor having central processor memory extension
摘要 An array processor which is an integral part of a central processing unit (CPU) has a local memory which is part of main memory address space. Furthermore, the array procesor has its own port into the local memory, leaving a system bus free while the array processor is working. The array processor is controlled so that data can be transferred between the main memory and the local memory either before, during, or after operation of data manipulation hardware which is part of the array processor. This data manipulation hardware utilizes a fast multiplier, and fast add, subtract, & compare circuitry. The array processor is controlled by a 76 bit microcode extension to one sector of a number of sectors of a control store in the CPU. The microcode extension can be overriden by interrupt and other control signals generated by the CPU.
申请公布号 US4310879(A) 申请公布日期 1982.01.12
申请号 US19790018476 申请日期 1979.03.08
申请人 PANDEYA, ARUN K. 发明人 PANDEYA, ARUN K.
分类号 G06F7/50;G06F7/52;G06F7/57;G06F15/80;(IPC1-7):G06F7/42;G06F7/44;G06F9/28;G06F13/00 主分类号 G06F7/50
代理机构 代理人
主权项
地址