发明名称 |
DIGITAL PHASE LOCK LOOP |
摘要 |
A digital phase lock loop utilizing a programmable delay line to phase shift the output of a crystal generated reference clock signal and lock it to digitized data transitions recorded on a suitable medium is provided. The output of the delay line is compared to the digitized data transitions in a phase detector to determine if the delay line output leads or lags the data transitions. The delay line is then reprogrammed to reduce the phase difference between the data transition and the delay output to a minimum value. |
申请公布号 |
CA1297171(C) |
申请公布日期 |
1992.03.10 |
申请号 |
CA19870531530 |
申请日期 |
1987.03.09 |
申请人 |
HEWLETT-PACKARD COMPANY |
发明人 |
GAILBREATH, SAMUEL H., JR. |
分类号 |
H03L7/06;H03L7/081;H04L7/033 |
主分类号 |
H03L7/06 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|