发明名称 BIPMOS DECODER CIRCUIT
摘要 A decoder incorporates the advantageous features of both bipolar and BICMOS decoding circuits through the use of BIPMOS technology. PMOS gating transistors are used to control the operation of bipolar output transistors. It is only necessary to operate the PMOS transistors with relatively small drain voltage variations, since the bipolar transistors are sensitive to such small variations. Further, transient signals are referenced to one power supply voltage only, to thereby make the logic swing and performance characteristics of the decoder independent of power supply voltage variations. Therefore it becomes possible to use PMOS transistors that have smaller voltage requirements than conventional CMOS circuits.
申请公布号 CA1295735(C) 申请公布日期 1992.02.11
申请号 CA19880565080 申请日期 1988.04.26
申请人 NATIONAL SEMICONDUCTOR CORP. 发明人 HERNDON, WILLIAM H.
分类号 H03M7/00;G11C8/10 主分类号 H03M7/00
代理机构 代理人
主权项
地址