发明名称 INTER-SYSTEM TIME CORRECTION CONTROL SYSTEM
摘要 PURPOSE:To correct a time of a hardware clock accurately in a subsystem even when inter-system communication is in congestion by sending a time notice request, receiving time notice information of a main system and adding a calculated delay time to correct the time of the hardware clock. CONSTITUTION:A delay time calculation means 5 of a subsystem 3 measures a time from a transmission time t1 of a time notice request to a reception time t3 of time notice information based on the time of a hardware clock 4, uses a delay coefficient as (k), measures a time t2 of the clock of a hardware clock 2 of a main system 1, that is, t2=t3-(t3-t1)/k and obtains a delay time (a) as (t3-t2). Then a time correction means 6 adds the calculated delay time (a) to a time of time notice information from the main system 1 as a current time to correct the time of the hardware clock 4. Thus, even when the inter- system communication is in congestion, the time of the hardware clock 4 in the subsystem 3 is accurately corrected.
申请公布号 JPH0435244(A) 申请公布日期 1992.02.06
申请号 JP19900135442 申请日期 1990.05.28
申请人 FUJITSU LTD;FUJITSUU NAGOYA TSUUSHIN SHISUTEMU KK 发明人 SASAI HIROYUKI
分类号 H04M7/00;G06F13/00;H04L12/00 主分类号 H04M7/00
代理机构 代理人
主权项
地址