发明名称 Technique for reducing traffic in an instruction fetch unit of a chip multiprocessor
摘要 A processor includes a fetch pipeline, out-of-order (OOO) logic and a strand selector. The fetch pipeline is configured to provide instructions from an instruction store to a fetch buffer responsive to receiving a plurality of fetch requests for a first strand, selected from a plurality of active strands. The OOO logic is coupled to the fetch pipeline and is configured to detect an OOO packet in the fetch pipeline in response to the fetch requests for the first strand. The strand selector is coupled to the OOO logic and the fetch pipeline and selects a second strand for processing in the fetch pipeline, from the active strands, when the OOO logic detects the OOO packet associated with the first strand.
申请公布号 US7328327(B2) 申请公布日期 2008.02.05
申请号 US20060329582 申请日期 2006.01.11
申请人 SUN MICROSYSTEMS, INC. 发明人 ALI ABID
分类号 G06F9/30 主分类号 G06F9/30
代理机构 代理人
主权项
地址