发明名称
摘要 PURPOSE:To reduce the product cost of an EPROM version by emulating the EPROM version with a microcomputer incorporating one type of EPROM. CONSTITUTION:An external address 1024 is supplied (AB) and the write data of hexadecimal 69H is supplied (DB). Then an address line corresponding to an address decoder 3 is energized, and the corresponding address of an EPROM1 is selected. The 69H supplied as the write data is written in the EPROM1 with a low-level input PWR to be supplied to a program pulse terminal 7. Then an address 2048 is supplied, and an address line corresponding to the address 2048 is energized by the decoder 3 in case the hexadecimal data 96H is supplied. Then a selector 2 is designated, and therefore the 96H is written in the selector 2 by the low-level input supplied to the terminal 7.
申请公布号 JPH0381185(B2) 申请公布日期 1991.12.27
申请号 JP19820210963 申请日期 1982.12.01
申请人 NIPPON ELECTRIC CO 发明人 NISHIGUCHI YUKIHIRO
分类号 G06F15/78;G06F9/06;G06F11/22;G06F12/06;G06F13/00 主分类号 G06F15/78
代理机构 代理人
主权项
地址