发明名称 DATA ENCODING SYSTEM
摘要 <p>PURPOSE:To separately encode an unequal length clock by deriving relation between the allowable distortion and the amount of encoding data obtaining allowable distortion, to encode the data to a designated data amount when input data is divided into blocks at various levels, approximating and compressing the data by a conversion code, then dividing a block and encoding them. CONSTITUTION:The input data 1 is converted to a coefficient 3 or the like of a bilinear function by a conversion part 2 and inputted to an unequal length block division part 4 and simultaneously, a distortion calculation part 8 calculates distortion 9 from the coefficient 3 and the input 1. This distortion 9 is inputted and a histogram preparation part 10 prepares a histogram concerning the relation between the allowable distortion and the data amount. This histogram is passed through a memory part 12 and the allowable distortion 16 for encoding the data to the designated data amount is supplied from an allowable distortion detection part 14 to the division part 4. Then, corresponding to the data amount, the optimum unequal length block separately encoding data is outputted from a quantization part 6.</p>
申请公布号 JPH03274919(A) 申请公布日期 1991.12.05
申请号 JP19900073337 申请日期 1990.03.26
申请人 HITACHI DENSHI LTD;HITACHI LTD 发明人 ONAMI YUICHI;MURATA NORIO;MIYASHITA ATSUSHI;MIYAOKA SHINICHIRO
分类号 H03M7/30;H04N19/119;H04N19/146;H04N19/154;H04N19/176;H04N19/196;H04N19/423;H04N19/60;H04N19/90;H04N19/96 主分类号 H03M7/30
代理机构 代理人
主权项
地址