发明名称 IMAGE PROCESSOR
摘要 PURPOSE:To perform speed control of an inner mechanism stably through a motor even upon occurrence of noise by a method wherein a capture value is not employed before pulse signals are produced by predetermined times or more after start of driving of a DC motor. CONSTITUTION:A CPU 81 checks a currently set mode. When a first mode is being set, full power is outputted and rising interruption count C is up counted by 1. The count C is then checked against 10. If the count C is equal to or larger than 10, the CPU 81 changes the first mode to second mode. Capture value in an encoder at that time is then read out and written into an exclusive area of RAM 84. For that purpose, a speed control circuit is provided with a 16 bit timer.
申请公布号 JPH03270684(A) 申请公布日期 1991.12.02
申请号 JP19900068710 申请日期 1990.03.19
申请人 FUJI XEROX CO LTD 发明人 MATSUKI NOBUYUKI
分类号 B41J11/42;B41J2/44;G03G15/00;G03G15/04;G03G15/05;G03G21/14;H02P7/06;H04N1/00 主分类号 B41J11/42
代理机构 代理人
主权项
地址