FLOATING POINT PIPELINE PROCESSOR

摘要

Apparatus and method for providing a floating point pipeline processor wherein selected operations are advanced at least one half clock cycle before other operation. The floating point processor according to the present invention starts the multiplication process half a clock cycle ahead of the arithmetic logic unit instructions, and internal processes are double cycled at twice the processor clock frequency so that all necessary floating point operands are available at the appropriate pipeline process cycle time.