| 摘要 |
A multistage voltage comparator having plural transfer stages between successive comparator stages. Each transfer stage includes capacitors connected between the outputs of one stage and the inputs of the next stage. The capacitors are also connected to a reference voltage line via MOS transistor switches. The switches are characterized by progressively slower turn-off times for each successive transfer stage so that turn off is sequential. The comparator is a differential amplifier with two complementary inputs and outputs. The complementary outputs of the final stage are loaded into a latch and then transferred to an RS flip-flop providing a digital logic output representative of at least a quantization step difference in the inputs to the first comparator stage.
|
