发明名称 DATA PROCESSOR
摘要 PURPOSE:To speed the shifting operation of more than one bit through simple hardware, by controlling shifters, which shifted data set in a register by one and four bits respectively, by a controller selectively according to the extent of the shift. CONSTITUTION:To shifters 15 and 17 which shift shifted data set in a register 11 by one and four bits respectively, a control signal is supplied through terminals 16 and 18 to control a multiplexer 19 by a control circuit 23 corresponding to the extent of a shift set in a register 22, thereby setting data of the shifters 15 and 17 in the register 11 selectively. Further, the output data of the multiplexer 19 is set in a four-bit link register 21 for data rotation and its outputs is inputted selectively to the shifters 15 and 17. Consequently, the one- and four-bit shifters are utilized selectively to simplify hardware, thereby speeding the shifting operation of more than one bit.
申请公布号 JPS5762439(A) 申请公布日期 1982.04.15
申请号 JP19800138084 申请日期 1980.10.01
申请人 TAKEDA RIKEN KOGYO KK 发明人 SHIMADA KATSUMI
分类号 G06F7/00;G06F5/01;G06F7/76;G06F9/315 主分类号 G06F7/00
代理机构 代理人
主权项
地址