发明名称 DIGITAL DISTURBANCE REDUCTION DEVICE
摘要 PURPOSE:To reduce digital disturbance without increasing the number of bits, by providing a nonlinear circuit, which operates as an LPF in response to only an extremely samll variation, on a transmission line for the D/A-converted picture signal of a digitized picture signal. CONSTITUTION:An analog picture signal (a), obtained by performing the D-A conversion 1 of a digitized picture signal, is passed through a transistor TR2, a resistance 3, and a capacitor 4 to obtain a signal (b) having the high freuqnency range emphasized, and the signal (b) is supplied to the base of a TR6. In response to large variations of the signal (b), either one of diodes 9 and 10 conducts to supply the signal (b) to an output as it is. In response to small variations of the signal (b), neither diode 9 nor 10 conducts and the signal (b) appearing at the emitter of the TR6 is outputted through an inductance 7. The inductance 7 and a resistance 8 form an LPF, through which only small level variations of the signal (b) pass to eliminate the high frequency component of the small variation part of the original signal (a). Consequently, it is restored to a signal (c) having gentle slanting characteristics, thereby reducing disturbance due to an quantization error in digitization.
申请公布号 JPS5763946(A) 申请公布日期 1982.04.17
申请号 JP19800138244 申请日期 1980.10.04
申请人 HITACHI SEISAKUSHO KK 发明人 OGINO MASANORI
分类号 H03M1/66;H04B1/62;H04B14/04;H04N7/26 主分类号 H03M1/66
代理机构 代理人
主权项
地址
您可能感兴趣的专利