发明名称 |
Stacked bit line architecture for high density cross-point memory cell array. |
摘要 |
<p>A stacked bit line architecture utilizing high density cross-point memory arrays (18, 18') forms a DRAM semiconductor memory device (10). The true and complementary bit line pairs (14) connected to the respective memory cell arrays (18, 18') are formed in two metal layers, one above the other. A bit line interconnector region (22) is provided that uses a third metal layer together with the first and second layers to transpose the vertical stacking of each pair and to transpose the planar alignment of adjacent bit line pairs. The DRAM memory cell array (10) has a high density cross-point memory cell architecture that behaves electrically as a folded bit line array. <IMAGE></p> |
申请公布号 |
EP0452648(A1) |
申请公布日期 |
1991.10.23 |
申请号 |
EP19910103121 |
申请日期 |
1991.03.01 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
CHU, CHRISTOPHER MARTIN;DHONG, SANG H.;HWANG, WEI;LU, NICKY C.C. |
分类号 |
H01L21/8242;H01L27/108;H01L27/10;G11C11/401;G11C11/4097 |
主分类号 |
H01L21/8242 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|