发明名称 Self-correcting synchronization signal method and apparatus
摘要 A self-correcting synchronization signal for a communication interconnect which connects multiple units, the synchronization method including the steps of: waiting for a predetermined period of time until the next synchronization signal is due (nominal cycle period); waiting a further period of time for the absence of communications on the interconnect among any of the units, and forming a count of the passage of time during this delay (start delay); forming a synchronization signal including the count of the delay time; and sending the synchronization signal on the interconnect. Also according to this invention, a unit receiving the synchronization signal on the interconnect can update its count of time by the predetermined period of time plus the count of the delay period of time. Also according to this invention, some units can be assigned sequential access numbers, and upon recieving the synchronization signal, units without an assigned access number refrain from using the interconnect until after all units with an assigned access number have sequentially used the interconnect. This provides at last one clear opportunity for each of the units with assigned access numbers to access the interconnect in the period between synchronization signals before the interconnect is available for general access by all units. An apparatus for providing the self-correcting synchronization signal in accordance with this invention includes a cycle master unit for generating cycle start signals and transmitting them on the interconnect, and a receiving unit for receiving cycle sync signals from the interconnect and extracting the timing information to generate a local cycle synch signal.
申请公布号 US5052029(A) 申请公布日期 1991.09.24
申请号 US19900505334 申请日期 1990.04.05
申请人 APPLE COMPUTER, INC. 发明人 JAMES, DAVID V.;TEENER, MICHAEL D.
分类号 H04J3/06;H04L12/417 主分类号 H04J3/06
代理机构 代理人
主权项
地址