| 摘要 |
A fractionally spaced adaptive equaliser structure provides improved processing speed. Equalisation is preformed by time-spaced processing arrays, each array having a plurality of elements each preforming one of the required complex component multiplication. Particular advantages are achieved in high data-rate low-cost modem design.
|
