发明名称 TARGET INDICATION RESETTING FOR DATA PROCESSOR
摘要 <p>PURPOSE: To prevent the reset state occurring in one zone from being automatically propagated to another zone by generating a reset signal only for each of zones in a multiple zone processing system. CONSTITUTION: In a fault tolerant computer system 10, zones 11 and 11' are simultaneously operating. Zones 11 and 11' have duplicate processing systems 20 and 20' respectively. Systems 20 and 20' have plural modules connected to each other. When a data processor having this constitution will be reset, the transaction sent on a data path at present is stored. Next, the state of a system to which reset is indicated is detected. When the reset state is detected, the reset signal is transmitted to a selected component through the data path to reset the selected component. Thereafter, the stored current transaction is sent again through the data path.</p>
申请公布号 JPH03184109(A) 申请公布日期 1991.08.12
申请号 JP19900203805 申请日期 1990.07.31
申请人 DIGITAL EQUIP CORP <DEC> 发明人 UIRIAMU BURUTSUKAATO;DEIBUITSUDO KOBUARUSHIN;TOOMASU DEII BISETSUTO;JIYON MANZAA;MITSUCHIERU NOOKUROSU
分类号 G06F11/20;G06F1/24;G06F11/00;G06F11/14 主分类号 G06F11/20
代理机构 代理人
主权项
地址