| 摘要 |
The invention relates to a high voltage integrated circuit with connecting metal conductors (30, 32) connected to ground or potential near ground and covered by a passivating layer (18). The invention is characterized by said passivating layer (18) being partially broken up above said metal conductors to prevent activation of parasitic MOS-transistor. |
