发明名称 |
Split-polysilicon CMOS process incorporating unmasked punchthrough and source/drain implants |
摘要 |
An improved CMOS fabrication process which uses separate masking steps to pattern N-channel and P-channel transistor gates from a single layer of conductively-doped polycrystalline silicon (poly). The object of the improved process is to reduce the cost and improve the reliability and manufacturability of CMOS devices by dramatically reducing the number of photomasking steps required to fabricate transistors. By processing N-channel and P-channel devices separately, the number of photomasking steps required to fabricate complete CMOS circuitry in a single-polysilicon-layer or single-metal layer process can be reduced from eleven to eight. Starting with a substrate of P-type material, N-channel devices are formed first, with unetched poly left in the future P-channel regions until N-channel processing is complete. The improved CMOS process provides the following advantages over conventional process technology. Use of a masked high-energy punch-through implant for N-channel devices is not required; individual optimization of N-channel and P-channel transistors is made possible; a lightly-doped drain (LDD) design for both N-channel and P-channel transistors is readily implemented; source/drain-to-gate offset may be changed independently for N-channel and P-channel devices; and N-channel and P-channel transistors can be independently controlled and optimized for best LDD performance and reliability.
|
申请公布号 |
US5032530(A) |
申请公布日期 |
1991.07.16 |
申请号 |
US19890427639 |
申请日期 |
1989.10.27 |
申请人 |
MICRON TECHNOLOGY, INC. |
发明人 |
LOWREY, TYLER A.;CHANCE, RANDAL W.;PARKINSON, WARD D. |
分类号 |
H01L21/336;H01L21/8238 |
主分类号 |
H01L21/336 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|