发明名称 Process of fabricating an MIS FET
摘要 An LDD MIS FET comprises a silicide over the lightly doped regions to reduce the parasitic resistance and to prevent the depletion of the lightly-doped regions, reducing the hot carrier injection effect. By the provision of the silicide, the overall parasitic resistance can be made low. Moreover, the increase in the resistance of the lightly-doped region due to the negative charge being trapped at the interface of or in the oxide film over the lightly-doped region and the resultant degradation in the characteristic are eliminated.
申请公布号 US5028554(A) 申请公布日期 1991.07.02
申请号 US19890347927 申请日期 1989.05.05
申请人 OKI ELECTRIC INDUSTRY CO., LTD. 发明人 KITA, AKIO
分类号 H01L21/336;H01L29/45;H01L29/78 主分类号 H01L21/336
代理机构 代理人
主权项
地址