Programmable - voltage - generator interface for decreasing the minimum voltage step

摘要

An interface circuit to the output of a programmable voltage ramp generator for decreasing the minimum voltage step of such a generator having two voltage channels and a minimum voltage step greater than 1 millivolt. The interface circuit receives an input from each of the two voltage channels (V2, V3), along with an inserted voltage (V1). The circuit includes a summing amplifier for (i) compressing the minimum voltage step from one voltage channel (V2) by a factor equal to or greater than such minimum voltage step, (ii) adding the voltage from the other channel (V3) to the compressed voltage, and (iii) subtracting the inserted voltage (V1) (or adding an inserted voltage which is negative). The inserted voltage (V1) is equal in magnitude to the maximum output value from the voltage channel that has the voltage compressed (V2). The output of the summing amplifier (Vout) may be represented by: Vout=(V3/X)+(V2/Y)+(V1/Z) where X, Y, Z=attenuation or amplication factors. The interface circuit decreases the minimum voltage step at channel V2 by a factor Y down to a minimum voltage step of 1 millivolt or less.