发明名称 Software verification apparatus
摘要 An apparatus for verification of target software loaded in a target computer. The apparatus includes communication and monitoring circuits inserted in the target computer and in a host computer which is programmed to direct operation of target software tests through the communication and monitoring circuits. The communication and monitoring circuits transmit external stimuli to the target software in a non-intrusive manner by, for example, keyboard simulation. The communication and monitoring circuits also capture target software output data for comparison with reference data stored in the host computer. Both of these operations are carried out in a non-intrusive manner in hardware, (the communication and monitoring circuits). The external stimuli including test instructions may be either recorded in a manual recording session or may be generated in the host computer. Similarly, the target software output reference data may be either generated in the host computer or recorded in a manual session. The apparatus is particularly suitable for regression testing and enables a user to detect faults at any stage of software development irrespective of how many updates are involved.
申请公布号 US5022028(A) 申请公布日期 1991.06.04
申请号 US19890330430 申请日期 1989.03.30
申请人 ELVEREX LIMITED 发明人 EDMONDS, EDWARD J.;CURRAN, JOHN G.
分类号 G06F11/36 主分类号 G06F11/36
代理机构 代理人
主权项
地址