发明名称 Monolithic vertical-type semiconductor power device with a protection against parasitic currents.
摘要 <p>The monolithic vertical-type semiconductor power device comprises an N+ type substrate (1) over which there is superimposed an N- type epitaxial layer (2) in which there is obtained aP type insulation pocket (3). Such pocket contains N type regions (4, 15) and P type regions (8) which in turn contain N+ type regions (11, 12; 13; 14) and of P type regions (6, 7, 9, 10) which define circuit components (T1, T2, T5) of the device. Insulation pocket (3) is wholly covered by a first metallisation (21, 30) connected to ground. Such metallisation (21, 30) is in turn protected by a layer of insulating material (18) suitable for allowing the crossing of metal tracks (20) or of a second metallisation (31) for the connection of the different components.</p>
申请公布号 EP0429131(A2) 申请公布日期 1991.05.29
申请号 EP19900203022 申请日期 1990.11.14
申请人 SGS-THOMSON MICROELECTRONICS S.R.L. 发明人 FERLA, GIUSEPPE;PALARA, SERGIO
分类号 H01L29/73;H01L21/331;H01L21/822;H01L27/02;H01L27/04;H01L27/06;H01L27/082;H01L29/732 主分类号 H01L29/73
代理机构 代理人
主权项
地址