发明名称 INFORMATION PROCESSING DEVICE
摘要 <p>PURPOSE:To debug a ROM easily in a high speed, by updating contents of a program counter by a processing mode fixing means. CONSTITUTION:Contents in an address designated by a program counter 10 are outputted to a bus 4 from a ROM where instructions are stored. In the normal processing mode, a TEST signal 12 is fixed. As the result, contents outputted from the ROM 1 are taken into an instruction register 8 through an AND gate 6 and a transfer gate 7. A control part 9 decodes this taken-in instruction to generate a group 13 of determined various control signals. Consequently, the control part 9 has a decoder circuit, an encoder circuit, etc., and the generated control signal group 13 is led to a logical processing part, control gates, registers, etc., to execute processings based on the instruction.</p>
申请公布号 JPS57133597(A) 申请公布日期 1982.08.18
申请号 JP19810018729 申请日期 1981.02.10
申请人 NIPPON DENKI KK 发明人 KANAI TETSUO
分类号 G06F12/16;G06F11/28;G06F15/78;G11C29/04 主分类号 G06F12/16
代理机构 代理人
主权项
地址