发明名称 Extended addressing circuitry.
摘要 <p>A selected address within one of two segments of a memory space (124) of a second address/data bus (116), can be accessed from a first bus (102) through one of two data registers (136 and 138). In addition, the location of the two segments within the memory space of the second bus is selectable through two segment registers (148 and 150), which are accessed from the first bus through the first data register (136). A two byte wide "mode" register (126 and 128), which can be directly accessed from the first bus, stores data within three ranges. When the mode register data is within the first range, a selected segment register can be accessed through the first data register. A first value within this range selects the first segment register (148), while a second value selects the second segment register (150). Data loaded into the first and second segment registers points to first and second segments of the second memory space, respectively. When the mode register data is within the second range, this data functions as a pointer to select an address within a selected segment. The selected address is accessed through the data registers; the first data register (136) accessing the selected address in the first segment, while the second data register (138) accesses the selected address in the second segment. After a selected address has been accessed, an auto-increment circuit increments the mode register so that the next sequential address in the selected segment can be accessed without having to reload the mode register. When the mode register data is within the third range, the two data registers can be directly accessed from the first bus.</p>
申请公布号 EP0428329(A2) 申请公布日期 1991.05.22
申请号 EP19900312208 申请日期 1990.11.08
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 PADGETT, RUSSELL STEPHEN;CHISHOLM, DOUGLAS RODERICK;GARCIA, SERAFIN JOSE ELEAZAR,JR.;ALVAREZ, RAFAEL;KALMAN, DEAN ALAN;YODER, ROBERT DEAN
分类号 G06F12/06;G06F12/02;G06F13/16 主分类号 G06F12/06
代理机构 代理人
主权项
地址