摘要 |
In a process for manufacturing MOS-type integrated circuits which comprise memory floating gate transistors and logic transistors, sandwiches comprising a polysilicon level, an isolation layer, an additional polysilicon level and an additional isolation layer are formed at the position of the memory area. At the position of the logic transistors, the additional polysilicon level is present. An additional isolation layer is deposited on the whole circuit. The substrate is anisotropically etched and there remains in the additional isolation layer, in the memory area, lateral regions which form with the isolation layer an isolating encapsulation around each sandwich and, in the logic transistors area, spacers.
|