发明名称 |
Memory management for hierarchical graphic structures. |
摘要 |
<p>Video random access memory having a random array and serial buffer is employed to speed the replication of structure state information used in the processing of hierarchical graphic data structures. Specialized circuitry in the video RAM and associated VRAM sequencer are used to perform a rapid transfer of structure state information from one row of the VRAM (the parent row) to a second VRAM row (the child row). The sequencer is modified to perform back to back read data transfer and write data transfer operation in response to a single graphics processor command. The return to previous structure state can be accomplished by readdressing the VRAM row containing the previous structure state.</p> |
申请公布号 |
EP0425185(A2) |
申请公布日期 |
1991.05.02 |
申请号 |
EP19900311385 |
申请日期 |
1990.10.17 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
EBBERS, TIMOTHY JON |
分类号 |
G06T1/00;G06T11/00;G06T17/00 |
主分类号 |
G06T1/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|