发明名称 FAULT DETECTING MEANS FOR PRINTED CIRCUIT BOARD USING TOPOLOGICAL INFORMATION
摘要 PURPOSE:To detect the fault of a printed circuit board with the small number of memories by extracting a connection list corresponding to the conductors and background graphs and the master of the printed circuit board to be inspected and detecting the fault of the printed circuit board. CONSTITUTION:A black-and-white binary circuit 4, black-and-white binary memory 5, conductor graph extraction processing part 6, background graph extraction processing part 7, master printed circuit board conductor graph memory 8, master printed circuit board background graph memory 9, conductor graph position correction processing part 10, background graph position correction processing part 11, conductor graph fault detection part 12 and background graph fault detection part 13, etc., are provided. Concerning the master printed circuit board and a printed circuit board 2' to be inspected, a conductor graph and a background graph are prepared and the position of the nodal point in the graph of the master printed circuit board is matched with the position of the nodal point in the graph 2' of the printed circuit board to be inspected. Then, the connection list is extracted corresponding to the conductors and background graphs of the master printed circuit board and the printed circuit board 2' to be inspected and the fault of the printed circuit board is detected. Thus, the fault can be exactly and speedily detected by using the memory with small capacity.
申请公布号 JPH0397077(A) 申请公布日期 1991.04.23
申请号 JP19890233785 申请日期 1989.09.08
申请人 KYOEI SANGYO KK 发明人 ITO MASAYASU
分类号 G01N21/88;G01N21/93;G01N21/956;G06T1/00;G06T7/00;H05K3/46;H05K13/08 主分类号 G01N21/88
代理机构 代理人
主权项
地址