发明名称 PIPELINE PROCESSOR
摘要 PURPOSE:To reduce energy consumption by preventing a pipeline processing mechanism, which is unnecessary for an instruction to be processed, from being operated. CONSTITUTION:When packets 1, for which an instruction code 11 shows multiplication, arrive continuously, a decode result signal UP/the inverse of DOWN becomes a low level since a multiplying mechanism 600 shown in a lower step is required. Accordingly, a latch control signal to be applied through an inverter 604 and an AND circuit 601 to the edge trigger latch 12 of the multiplying mechanism 600 is made significant. On the other hand, in spite of the change of the input data of a data latch 111 in the first step of an ALU mechanism 500, a latch signal is not generated and an output data bit is not changed. Then, the data bits of a logic computing element 213 and transparent latches 112 and 113 are not changed. Thus, latch operation caused by an unnecessary signal change is suppressed and the energy consumption is reduced.
申请公布号 JPH0391028(A) 申请公布日期 1991.04.16
申请号 JP19890229676 申请日期 1989.09.04
申请人 MITSUBISHI ELECTRIC CORP 发明人 KOMORI NOBUFUMI;TSUBOTA HIRONO
分类号 G06F9/38;G06F7/00;G06F9/30 主分类号 G06F9/38
代理机构 代理人
主权项
地址