发明名称 |
Track and hold phase locked loop circuit |
摘要 |
A phase locked loop circuit including ramp generating circuitry for generating a dual slope ramp signal having alternating positive and negative slopes that are controlled by the level of the control signal, and sampling circuitry responsive to sample command pulses for providing a sample output representative of the level of the dual ramp signal at the time of sampling. The sample output is provided to a loop which provides the control signal for the ramp generating circuit. Also disclosed is a phase locked loop having ramp generating circuitry for generating a ramp signal, and track and hold circuitry having a plurality of track/hold capacitors that are controlled to track the ramp voltage or hold the ramp signal voltage in response to a sample command signal, such that only a capacitor that is tracking is switched to hold the ramp voltage in response to the sample command signal.
|
申请公布号 |
US5006819(A) |
申请公布日期 |
1991.04.09 |
申请号 |
US19900526490 |
申请日期 |
1990.05.21 |
申请人 |
ARCHIVE CORPORATION |
发明人 |
BUCHAN, WILLIAM A.;QUINTUS, JOHN J. |
分类号 |
G11B20/14;H03L7/087;H03L7/091 |
主分类号 |
G11B20/14 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|