发明名称 FRAME SYNCHRONIZATION REPRODUCTION CIRCUIT
摘要 PURPOSE:To prevent erroneous detection from being performed by providing a first means which inputs a reception signal as an analog value or a quantization value and calculates reliability, and a second means which compares calculated reliability with a threshold value set in advance and detects a framing code. CONSTITUTION:The reception signal 200 is quantized to several bits with an A/D converter 212, and a digital input signal 201 is inputted to a shift register 202, and the reliability is calculated at a reliability calculation ROM 203 based on signals from the shift register 202 and a framing code pattern memory 204. A reliability R signal 205 is compared with a threshold value T signal 207 with a comparator 206, and a deciding signal 208 is activated under the condition of R>T, and a framing detection circuit 209 with forward and backward protection functions is operated, thereby, the reception of the framing code with high accuracy can be performed.
申请公布号 JPH0379180(A) 申请公布日期 1991.04.04
申请号 JP19890214939 申请日期 1989.08.23
申请人 NIPPON HOSO KYOKAI <NHK> 发明人 KURODA TORU;IGAUE KENJI;YAMADA TSUKASA
分类号 H04N7/025;H04L7/08;H04N7/03;H04N7/035;H04N7/08 主分类号 H04N7/025
代理机构 代理人
主权项
地址