发明名称 Binary magnitude comparator with asynchronous compare operation and method therefor
摘要 A binary magnitude comparator having a plurality of rows and a plurality of columns, including a most significant column and a least significant column. The binary magnitude comparator is not clocked and performs a comparison asynchronously in a shorter period of time than a clocked binary magnitude comparator of corresponding bit size. The binary magnitude comparator comprises a plurality of comparator cells forming a plurality of rows and columns. Each row corresponds to a register, and each column a bit position in that register. A comparison is begun by selecting one or more registers with a plurality of select signals coupled to comparator cells in the most significant column, and proceeds from the most significant column, to successively next most significant columns, and terminates when the comparison in the least significant column is complete. The result of the binary magnitude comparison is a first output signal representing a binary value of a highest-valued register, and a second output signal, indicating which row or rows had the highest value. The binary magnitude comparator is designed to operate with an arbitrary number of rows and columns.
申请公布号 US5003286(A) 申请公布日期 1991.03.26
申请号 US19890390556 申请日期 1989.08.07
申请人 MOTOROLA, INC. 发明人 CARBONARO, JOSEPH;GARIBAY, JR., R. A.;REIS, RICHARD;WILSON, JESSE R.
分类号 G06F7/02;G11C15/00;G11C15/04 主分类号 G06F7/02
代理机构 代理人
主权项
地址