发明名称 INFORMATION PROCESSOR
摘要 PURPOSE:To shorten a restarting time when there is a fault by holding the address of a data read out from a memory when the fault occurs at the data, and writing the prescribed data only into that address after a fault processing is ended. CONSTITUTION:When an intermittent fault of a software error, etc., is generated at a memory 4, and the data of the address in the memory 4 is inverted by one bit, a parity error is generated at a read data. A fault detection circuit 5 detects this parity error, and when a fault address register 3 fetches the address of fault occurrence, it indicates the fault address register 3 to hold the address, and executes occurrence report to a fault processing part in an information processor. When the fault processing part receives the fault occurrence report from the fault detection circuit 5, it resets a flip-flop and registers, etc., in the processor except for the fault address register, and indicates the restart.
申请公布号 JPH0368035(A) 申请公布日期 1991.03.25
申请号 JP19890205213 申请日期 1989.08.08
申请人 NEC CORP 发明人 KAWAGISHI KYOJI;YAGI KATSUHIRO
分类号 G06F12/16;G06F11/14 主分类号 G06F12/16
代理机构 代理人
主权项
地址