发明名称 Method of diagnosing integrated logic circuit
摘要 A method of diagnosis of an integrated logic circuit having function blocks, in which a test signal is supplied to the logic circuit; an input signal to and an output signal from at least one of the function blocks are detected by the use of a contactless probing device such as an electron beam probing device or laser beam probing device; simulation is carried out of a normal logic operation of the function block with the detected input signal to provide a simulated output signal; the detected and simulated output signals are compared with each other; and the function block is determined as being normal or abnormal according to the result of the comparison. When the function block includes plural logic elements, the cause of the abnormality may be traced back to a faulty function element by detecting the output of a function element by a contactless probing device, comparing the detected output with a corresponding simulated output and repeating the detection and comparison on other function elements in the function block until the comparison results in coincidence. The function element which receives the signal providing the coincidence as a result of the comparison is determined as the faulty function element.
申请公布号 US4996659(A) 申请公布日期 1991.02.26
申请号 US19870084153 申请日期 1987.08.12
申请人 HITACHI, LTD. 发明人 YAMAGUCHI, NOBORU;NAKAMURA, HIDEO;HAGIWARA, YOSHIMUNE;SATO, TSUKASA;KOIZUMI, HARUO
分类号 G01R31/305;G01R31/3193 主分类号 G01R31/305
代理机构 代理人
主权项
地址