发明名称 SIGNAL PROCESSOR FOR RADAR
摘要 <p>PURPOSE:To enable direct evaluation of performance of a digital filter by inputting a test signal from a test signal generation circuit into a digital filter to display an output thereof on a performance display monitor. CONSTITUTION:A test signal from a test signal generation circuit 51 is inputted into a digital filter 201 before the operation of a radar apparatus and an output of the filter 201 is displayed on a performance display monitor 52 to evaluate performance such as a degree of vanishing clutters of the filter 201 singly for the apparatus. While the apparatus is in operation, the test signal is mixed with a receiving video signal 12 within a dead time of the radar in a mixing circuit 53 and inputted into the filter 201 to be added to evaluation by the test signal during the operation of the apparatus thereby performing an evaluation directly by a real data.</p>
申请公布号 JPH0324488(A) 申请公布日期 1991.02.01
申请号 JP19890159256 申请日期 1989.06.21
申请人 NEC CORP 发明人 SAWANAKA HIROSHI
分类号 G01S7/32;G01S7/40 主分类号 G01S7/32
代理机构 代理人
主权项
地址