摘要 |
SIMPLIFIED SYNCHRONOUS MESH PROCESSOR A mesh processor array including a plurality of one-bit processor cells arranged in a matrix. Each processor receives inputs from adjacent processors or external sources and performs a logical function involving its own present state and the inputs thereto. Control circuitry provides control information indicative of a logical function to be performed to each of the processors in parallel, and pattern selection circuitry enables selected ones of the processors to respond to the control information.
|