发明名称 ERROR CHECKING SYSTEM
摘要 PURPOSE:To detect a code error by correcting a code error of the 1st data based on a check code and checking the corrected code error based on a prescribed rule and by making use of a fact shown by the 2nd data that the code on an invalid data part of the 1st data has no practical meaning. CONSTITUTION:The 2nd data Y showing a valid data part of the 1st data X and an error check code C which corrects or detects a transmission error of at least the data X are added to the data X which includes a sign bit having the prescribed code length and is expressed in a complement of 2. At a receiving part, the transmission error of the data X is corrected with the code C and then the data Y is analyzed for detection of an invalid data part of the data X. Then an error uncorrectable state is decided if no coincidence is obtained between the invalid data part and the sign bit and even one of codes respectively. Thus it is possible to effectively use the information having the small redundancy and to effectively check a code error. For this purpose, a due processing circuit is easily obtained.
申请公布号 JPH032935(A) 申请公布日期 1991.01.09
申请号 JP19890136440 申请日期 1989.05.30
申请人 MATSUSHITA ELECTRIC IND CO LTD;NIPPON HOSO KYOKAI <NHK> 发明人 NEZU SHUNICHI;HARADA YASUO;KAMEDA KOZO;KAWAI NAOKI
分类号 G06F11/08;G06F11/00 主分类号 G06F11/08
代理机构 代理人
主权项
地址