| 摘要 |
<p>This invention is realized, in sum, by providing at least one reset input terminal, aside from a reset input terminal to which a request end signal is supplied, to output stage RS flip-flops of plural latch circuits to which plural request signals are supplied respectively. The signal of a first output terminal of the output stage RS flip-flop of a specified latch circuit out of the plural latch circuits is supplied to a reset input terminal of the output stage RS flip-flop of the other latch circuits, and a delay circuit is connected between a second output terminal and the other reset input terminal of the output stage RS flip-flop of each latch circuit. Accordingly, if plural request signals are substantially supplied at the same time, the competition of these request signals may be settled. Besides, by setting the delay time of each delay circuit longer than the time required from the supply of the signal to the set input terminal of the corresponding output stage RS flip-flop until the signal is latched in the output terminal, even if pulsive signals are supplied to the output stage RS flip-flops, oscillation of the output stage RS flip-flops may be prevented.</p> |
