发明名称 |
Floating-point processor having pre-adjusted exponent bias for multiplication and division. |
摘要 |
<p>A floating-point arithmetic unit includes an exponent unit for biased exponents. Combinatorial bias-adjust logic (324) removes the bias from one operand exponent before the two operand exponents are added together in adder (322) for a multiply operation, and inserts a bias into one exponent before the exponents are subtracted by the adder for a divide operation.</p> |
申请公布号 |
EP0394171(A2) |
申请公布日期 |
1990.10.24 |
申请号 |
EP19900480048 |
申请日期 |
1990.03.13 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
FREERKSEN, DONALD LEE |
分类号 |
G06F7/487;G06F7/506;G06F7/52;G06F7/535;G06F7/537 |
主分类号 |
G06F7/487 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|