发明名称 N-BIT COINCIDENCE DETECTING CIRCUIT
摘要 PURPOSE:To realize the coincidence circuit which is small in circuit scale and does not depend upon the number of bits to be compared by composing the coincidence detecting circuit of a control part and a comparison part and composing the comparison part of an exclusive OR circuit, two flip-flops, and an AND circuit. CONSTITUTION:The coincidence detecting circuit consists of the control part 1 which generates a 1st clock signal CPCK with a signal TLO indicating the start of comparison and the clock MCK of data and the comparison part 20, which consists of the exclusive OR circuit 2, AND circuit 3, 1st FF4, and 2nd FF5. When two signals to be compared all coincide with each other, the AND circuit 3 is expected to generate an H-level output, so it is considered that the output of the 1st FF 4 is at H level and the output of the 2nd FF 5 is at the H level, so that the two compared signals coincide with each other. Consequently, the comparison part 20 which compares (n) bits of the (n)-bit coincidence detecting circuit continuously does not depend upon the number of compared bits and need not be replaced even if the number of compared bits increases, and the circuit scale can be reduced.
申请公布号 JPH02257333(A) 申请公布日期 1990.10.18
申请号 JP19890079546 申请日期 1989.03.30
申请人 FUJITSU LTD 发明人 HAYASHI KAZUMI
分类号 G06F7/04;H04L1/00;H04L1/08 主分类号 G06F7/04
代理机构 代理人
主权项
地址