发明名称 Wide bandwidth phase locked loop circuit with sliding window averager
摘要 Broadband, single and multiphase phase lock loop circuits utilize a sliding window averager to remove the second harmonic and other ac components from a phase error signal which is the product of a sinusoidal or square wave source signal and a corresponding reference signal synthesized from a variable frequency signal produced by a voltage controlled oscillator as a function of the integratal of the phase error signal. The sliding window averager maintains a running average of a number of most recent samples of the phase error signal taken over a selected interval which is preferably one-half cycle of the source signal. Also preferably, the sliding window averager is clocked by the variable frequency signal generated by the voltage controlled oscillator.
申请公布号 US4963839(A) 申请公布日期 1990.10.16
申请号 US19890401672 申请日期 1989.09.01
申请人 WESTINGHOUSE ELECTRIC CORP. 发明人 STACEY, ERIC J.
分类号 H03L7/093 主分类号 H03L7/093
代理机构 代理人
主权项
地址