发明名称 INTEGRIERTER HALBLEITER-SCHALTKREIS MIT MEHRSCHICHTIGEN VERBINDUNGEN.
摘要 A semiconductor integrated circuit having a multiple-layered connection comprises a semiconductor substrate (11), having circuit elements (Tr1, Tr2, Tr3, R1, R2, R3, R4) formed in a first region (16) of the surface of the substrate (11). A first insulating layer (12) is formed to cover the surface of the substrate (11) and, a first electrode layer (13) is formed on the first insulating film (12) to include a first portion of connection runs (13') extending in parallel in the first region (16) for connection to the circuit elements and a second portion of connection runs (13'') in a second region (17). A second insulating layer (14) is then formed to cover the first insulating layer (12) and the first electrode layer (13), and a second electrode layer (15) is formed on the second insulating layer to include connection runs (18) extending in parallel and intersecting the connection runs of the first electrode layer (13) at the right angle between first and second regions (16 and 17) for connection to the connection runs (3') of the first portion and to the connection runs (13'') of the second portion of the first electrode layer (13).
申请公布号 DE3579344(D1) 申请公布日期 1990.10.04
申请号 DE19853579344 申请日期 1985.03.27
申请人 SANYO ELECTRIC CO., LTD., MORIGUCHI, OSAKA, JP 发明人 ASANO, TETSURO, KAMIKOIZUMI OORA-GUN GUNMA-KEN, JP
分类号 H01L21/60;H01L23/528;(IPC1-7):H05K3/46 主分类号 H01L21/60
代理机构 代理人
主权项
地址
您可能感兴趣的专利