发明名称 VOICE SYNTHESIZING CIRCUIT
摘要 PURPOSE:To reduce a circuit scale by commonly using an addition synthesis section at all terminals and executing synthesis at every terminal in a subtraction synthesis section. CONSTITUTION:The voice data respectively outputted by the plural terminals 9A to 9D are all added in the addition synthesis section 1 to obtain the added voice data. The voice data from their own terminals are subtracted for each of the respective terminals 9A to 9D from the above-mentioned data in the subtraction synthesis section 2 and are supplied to the respective terminals 9A to 9D. The voices of all the remaining terminals exclusive of their own voices at the respective terminals are produced. The smaller number of the circuit elements is useful in this reason and the circuit scale can be reduced.
申请公布号 JPH02247697(A) 申请公布日期 1990.10.03
申请号 JP19890068435 申请日期 1989.03.20
申请人 FUJITSU LTD 发明人 TSUZAKI KOICHI;SUGIYAMA SEIJI
分类号 G10L13/00 主分类号 G10L13/00
代理机构 代理人
主权项
地址