TELECOMMUNICATIONS INTERFACE WITH IMPROVED JITTER REPORTING

摘要

A communications receiver, wherein an elastic store FIFO (200) buffers clock-phase jitter. A jitter estimate (203') is obtained by a very simple circuit, wherein the read clock is used as a reference to sample the FIFO address pointers (305, 309).